|
|
| (97 intermediate revisions by 12 users not shown) |
| Line 1: |
Line 1: |
| [[File:Dip32 in socket.jpg|120px|right]]
| | {{DISPLAYTITLE:flashrom}}<!-- it is called flashrom after all. --> |
| [[File:Plcc32 in socket.jpg|120px|right]]
| | <table width="100%" valign="top"><tr valign="top"><td width="80%"> |
| [[File:Dip8 in socket.jpg|120px|right]]
| |
| [[File:Soic8 chip.jpg|120px|right]]
| |
| [[File:Soldered tsop40.jpg|120px|right]]
| |
| | |
| <div style="margin-top:0.5em; padding:0.5em 0.5em 0.5em 0.5em; background-color:#eeeeee; align:right; border:1px solid #aabbcc; width: 85%"> | |
| '''flashrom''' is a utility for identifying, reading, writing, verifying and erasing flash chips. It's often used to flash BIOS/EFI/coreboot/firmware images.
| |
|
| |
|
| | <div style="margin-top:0.5em; padding:0.5em 0.5em 0.5em 0.5em; background-color:#eeeeee; align:right; border:1px solid #aabbcc;"> |
| | '''flashrom''' is a utility for identifying, reading, writing, verifying and erasing flash chips. It is designed to flash BIOS/EFI/coreboot/firmware/optionROM images on mainboards, network/graphics/storage controller cards, and various other programmer devices. |
| <small> | | <small> |
| * Supports more than 195 flash chips, 75 chipsets, 130 mainboards, and 17 devices (PCI or USB) which can be used as external programmers. | | * Supports more than 476 flash chips, 291 chipsets, 500 mainboards, 79 PCI devices, 17 USB devices and various parallel/serial port-based programmers. |
| * Supports parallel, LPC, FWH and SPI flash interfaces and various chip packages (DIP32, PLCC32, DIP8, SO8/SOIC8, TSOP32, TSOP40, TSOP48, and more) | | * Supports [[Technology#Communication_bus_protocol|parallel, LPC, FWH and SPI]] flash interfaces and various chip packages ([[Technology#DIP32:_Dual_In-line_Package.2C_32_pins|DIP32]], [[Technology#PLCC32:_Plastic_Leaded_Chip_Carrier.2C_32_pins|PLCC32]], [[Technology#DIP8:_Dual_In-line_Package.2C_8_pins|DIP8]], [[Technology#SO8.2FSOIC8:_Small-Outline_Integrated_Circuit.2C_8_pins|SO8/SOIC8]], [[Technology#TSOP:_Thin_Small-Outline_Package.2C_32.2C_40.2C_or_48_pins|TSOP32, TSOP40, TSOP48]], [[Technology#BGA:_Ball_Grid_Array|BGA]] and more) |
| * No physical access needed, root access is sufficient. | | * No physical access needed, root access is sufficient (not needed for some programmers). |
| * No bootable floppy disk, bootable CD-ROM or other media needed. | | * No bootable floppy disk, bootable CD-ROM or other media needed. |
| * No keyboard or monitor needed. Simply reflash remotely via SSH. | | * No keyboard or monitor needed. Simply reflash remotely via SSH. |
| Line 18: |
Line 14: |
| * '''Scriptability'''. Reflash a whole pool of identical machines at the same time from the command line. It is recommended to check flashrom output and error codes. | | * '''Scriptability'''. Reflash a whole pool of identical machines at the same time from the command line. It is recommended to check flashrom output and error codes. |
| * '''Speed'''. flashrom is often much faster than most vendor flash tools. | | * '''Speed'''. flashrom is often much faster than most vendor flash tools. |
| * '''Portability'''. Supports Linux, FreeBSD, DragonFly BSD, Solaris, Mac OS X, and other Unix-like OSes. | | * '''Portability'''. Supports DOS, Linux, FreeBSD (including Debian/kFreeBSD), NetBSD, OpenBSD, DragonFlyBSD, anything Solaris-like, Mac OS X, and other Unix-like OSes as well as GNU Hurd. Partial Windows support is available (no internal programmer support at the moment, hence no "BIOS flashing"). |
| </small></div> | | </small> |
| | </div> |
|
| |
|
| | <div style="margin-top:0.5em; padding:0.5em 0.5em 0.5em 0.5em; background-color:#ff6666; align:right; border:1px solid #000000;"> |
| | === Emergency help === |
|
| |
|
| = Emergency help =
| | '''IMPORTANT:''' If something went wrong during flashing, do '''NOT''' turn off/reboot your computer. Instead, let us help you recover. We can be contacted via [[Contact#IRC|IRC]] ('''#flashrom''' on [irc://irc.libera.chat/#flashrom libera.chat], [https://web.libera.chat/#flashrom webchat]) or [[Contact#Mailing_List|email]]. Please allow for a few hours until someone responds on IRC, we're all volunteers. |
| | |
| <div style="margin-top:0.5em; padding:0.5em 0.5em 0.5em 0.5em; background-color:#ff6666; align:right; border:1px solid #000000;">
| |
| '''IMPORTANT:''' If something went wrong during flashing, do '''NOT''' turn off/reboot your computer. Instead, let us help you recover. We can be contacted via [[IRC]] ('''#flashrom''' on [http://www.freenode.net/ irc.freenode.net]) or [[Mailinglist|email]]. Please allow for a few hours until someone responds on IRC, we're all volunteers. | |
| </div> | | </div> |
|
| |
|
| {{Flashrom supported chips and devices}} | | {| cellspacing=5 cellpadding=15 border=0 valign="top" width=100% |
| | | width=50% style="vertical-align:top"| |
|
| |
|
| = Download & installation = | | {| |
| | |style="vertical-align:top"| |
| | X |
| | |style="vertical-align:top"| |
| | '''<span style="font-variant:small-caps; font-size:150%">About</span>'''<br /><small>Find out more about flashrom.</small><small><hr />[[News]] | [[Press]] | [[Testimonials]] | [[History]] | [[Friendliness]] | Follow us on [https://twitter.com/flashrom_org Twitter] | [https://www.openhub.net/p/flashrom Open Hub] statistics</small> |
| | |} |
|
| |
|
| You can [http://flashrom.org/trac/flashrom/browser/trunk browse the flashrom source code] online, or download and install flashrom as explained below.
| | |style="vertical-align:top"| |
|
| |
|
| '''Requirements:''' | | {| |
| | |style="vertical-align:top"| |
| | X |
| | |style="vertical-align:top"| |
| | '''<span style="font-variant:small-caps; font-size:150%">Developers</span>'''<br /><small>Get involved! Help us make flashrom better.</small><small><hr />[[Development Guidelines]] | [https://review.coreboot.org/plugins/gitiles/flashrom/+/refs/heads/master Browse Source] | [https://review.coreboot.org/#/q/project:flashrom Pending patches] | [[Technology]] | [[Random notes]] | [[Easy projects]] | [[Board Testing HOWTO]] | [[Board Enable]] | [http://docs.google.com/document/d/18qKvEbfPszjsJJGJhwi8kRVDUG3GZkADzQSH6WFsKqw/ Meeting notes] | [[Windows]] | [[libflashrom]] | [[https://www.flashrom.org/GSoC Google Summer of Code]]</small> |
| | |} |
|
| |
|
| * '''pciutils''' development package ('''pciutils-dev'''/'''libpci-dev'''/'''pciutils-devel''', depending on OS/distribution)
| | |- |
| * '''zlib''' development package ('''zlib1g-dev'''/'''zlib-devel''', depending on OS/distribution)
| | | width=50% style="vertical-align:top"| |
| * '''libftdi''' development package ('''libftdi-dev'''), optional support for the external FT2232SPI flasher.
| |
| * '''subversion''' (if you checkout the source and build manually)
| |
|
| |
|
| '''Manual installation from source:'''
| | {| |
| | | |style="vertical-align:top"| |
| If you just want to use the latest release, [http://qa.coreboot.org/releases/flashrom-0.9.1.tar.bz2 download flashrom 0.9.1 (source) here] [http://qa.coreboot.org/releases/flashrom-0.9.1.tar.bz2.asc (sig)].
| | X |
| | | |style="vertical-align:top"| |
| If you want the latest source code (for developers), check out our code from subversion:
| | '''<span style="font-variant:small-caps; font-size:150%">Getting Started</span>'''<br /><small>Download flashrom and get started.</small><small><hr />[[Latest release]] | [[Supported hardware]] | [[Downloads]] | [[Documentation]] | [[Live CD]] | [[qflashrom]]</small> |
| | | |} |
| $ '''svn co <nowiki>svn://coreboot.org/flashrom/trunk</nowiki> flashrom'''
| |
| $ '''cd flashrom'''
| |
| $ '''make'''
| |
| $ '''sudo make install'''
| |
| | |
| '''Binary packages:'''
| |
| | |
| * '''Debian''': sudo aptitude install flashrom
| |
| * '''Ubuntu''': sudo aptitude install flashrom
| |
| * '''Fedora''': sudo yum install flashrom
| |
| * '''Gentoo''': emerge flashrom
| |
| * '''Mandriva''': urpmi flashrom
| |
| * '''openSUSE''': yast -i coreboot-utils
| |
| ** For distributions older than openSUSE Factory (11.0) you find "backports" in the [http://packages.opensuse-community.org/index.jsp?searchTerm=coreboot-utils openSUSE Build Service].
| |
| * '''T2 SDE'''
| |
| ** '''Installation from source:''' Emerge-Pkg flashrom
| |
| ** '''Installation of binaries:''' mine -i flashrom-0.9.0.tar.bz2
| |
| * '''FreeBSD''': cd /usr/ports/sysutils/flashrom && make install clean
| |
| * '''Windows''': There is a Windows port of the flashrom utility. Download the latest version: [http://google-summer-of-code-2007-coresystems.googlecode.com/files/DarmawanMappatutu_Salihun.tar.gz DarmawanMappatutu_Salihun.tar.gz].
| |
| | |
| '''Releases:'''
| |
| | |
| * [[Flashrom/0.9.0|flashrom 0.9.0 release notes]]
| |
| * [[Flashrom/0.9.1|flashrom 0.9.1 release notes]]
| |
| * [[Flashrom/0.9.2|flashrom 0.9.2 release note draft]]
| |
| | |
| '''Windows port:'''
| |
| In 2009, several patches for Windows, based on a more recent revision of flashrom, were made available:
| |
| | |
| *[flashrom] GSoCs Winflashrom versus r126. [http://www.coreboot.org/pipermail/flashrom/2009-August/000225.html]
| |
| *[flashrom] [PATCH] Clean up before Windows support merge [http://www.coreboot.org/pipermail/flashrom/2009-August/000230.html]
| |
| *[flashrom] [PATCH] new windows port [http://www.coreboot.org/pipermail/flashrom/2009-August/000239.html]
| |
| | |
| = FAQ / Troubleshooting =
| |
| | |
| '''Q: flashrom doesn't seem to work on my board, what can I do?'''
| |
| | |
| * First of all, check if your chipset, ROM chip, and mainboard are supported (see tables above, or use '''flashrom -L''').
| |
| * If your board has a jumper for BIOS flash protection (check the manual), disable it.
| |
| * Should your BIOS menu have a BIOS flash protection option, disable it.
| |
| * If you run flashrom on a Linux system with kernels >= 2.6.27 there are two issues you have to check:
| |
| ** TODO: '''X86_PAT''' and '''nopat'''
| |
| ** TODO: '''CONFIG_STRICT_DEVMEM'''
| |
| * See [[Board Testing HOWTO#Flashrom|this page]] for instructions on how to test flashrom support properly (this may be risky, make sure you have a working backup flash chip).
| |
| | |
| '''Q: How do I use flashrom?'''
| |
| | |
| Please see the [http://flashrom.org/trac/flashrom/browser/trunk/flashrom.8 flashrom(8)] manpage.
| |
| | |
| '''Q: Is there a flashrom Live CD?'''
| |
| | |
| See [[Flashrom/Live CD]].
| |
| | |
| = Flash chip overview =
| |
| | |
| Modern mainboards store the BIOS in a reprogrammable flash chip. There are hundreds of different flash (EEPROM) chips, with variables such as memory size, speed, communication bus (Parallel, LPC, FWH, SPI) and packaging to name just a few.
| |
| | |
| == Packaging/housing/form factor ==
| |
| | |
| Probably the only property of flash chips which is completely irrelevant to flashrom. The BIOS copyright holders often place a fancy sticker on the BIOS chip showing a name or logo, BIOS version, serial number and copyright notice (all of which is also irrelevant for flashrom).
| |
| | |
| '''DIP32: Dual In-line Package, 32 pins'''
| |
| | |
| <gallery>
| |
| File:Dip32 chip.jpg|<small>DIP32 top</small>
| |
| File:Dip32 chip back.jpg|<small>DIP32 bottom</small>
| |
| File:Dip32 in socket.jpg|<small>DIP32 in a socket</small>
| |
| File:Empty dip32 socket.jpg|<small>DIP32 socket</small>
| |
| File:Dip tool.jpg|<small>DIP32 extractor tool</small>
| |
| </gallery>
| |
| | |
| A rectangular black plastic block with 16 pins along each of the two longer sides of the package (32 pins in total). DIP32 chips can be '''socketed''' which means they are detachable from the mainboard using physical force. Since they haven't been moved in and out of the socket very much (yet, hehe) they can appear to be quite difficult to release from the socket. One way to remove a DIP32 chip from a socket is by prying a '''thin screwdriver''' in between the plastic package and the socket, along the shorter sides where there are no pins, and then gently bending the screwdriver to push the chip upwards, away from the mainboard. Alternate between the two sides to avoid bending the pins, and don't touch any of the pins with the screwdriver (see FAQ about ESD, electro-static discharge). If the chip is '''soldered directly to the mainboard''', it has to be desoldered in order to be reprogrammed outside the mainboard. If you do this, it's a good idea to solder a socket to the mainboard instead, to ease any future experiments.
| |
| | |
| '''PLCC32: Plastic Leaded Chip Carrier, 32 pins'''
| |
| | |
| <gallery>
| |
| File:Plcc32 chip.jpg|<small>PLCC32 top</small>
| |
| File:Plcc32 chip back.jpg|<small>PLCC32 bottom</small>
| |
| File:Plcc32 in socket.jpg|<small>PLCC32 in a socket</small>
| |
| File:Empty plcc32 socket.jpg|<small>PLCC32 socket</small>
| |
| File:Soldered plcc32.jpg|<small>Soldered PLCC32</small>
| |
| File:Dual_plcc32_soldered.jpg|<small>Two soldered PLCC32</small>
| |
| File:Bios savior.jpg|<small>PLCC32 Bios Savior</small>
| |
| File:Top hat flash.JPG|<small>PLCC32 Top-Hat-Flash adapter</small>
| |
| File:Pushpin roms 2.jpg|<small>PLCC32 pushpin trick</small>
| |
| File:Plcc_tool.jpg|<small>PLCC extractor tool</small>
| |
| </gallery>
| |
| | |
| Black plastic block again, but this one is much more square. PLCC32 was becoming the standard for mainboards after DIP32 chips because of its smaller physical size. PLCC can also be '''socketed''' or '''soldered directly to the mainboard'''. Socketed PLCC32 chips can be removed using a special '''PLCC removal tool''', or using a '''piece of nylon line''' tied in a loop around the chip and pulled swiftly straight up, or bending/prying using small screwdrivers if one is careful. PLCC32 sockets are often fragile so the '''screwdriver approach is not recommended'''. While the nylon line method sounds strange it works well. Desoldering PLCC32 chips and soldering on a socket [http://www.coreboot.org/Soldering_a_socket_on_your_board|can be done]] using either a desoldering station or even just a heat gun. You can also cut the chip with a sharp knife, but it will be destroyed in the process, of course.
| |
| | |
| '''DIP8: Dual In-line Package, 8 pins'''
| |
| | |
| <gallery>
| |
| File:Dip8 chip.jpg|<small>DIP8 top</small>
| |
| File:Dip8 chip back.jpg|<small>DIP8 bottom</small>
| |
| File:Dip8 in socket.jpg|<small>DIP8 in a socket</small>
| |
| File:Empty dip8 socket.jpg|<small>DIP8 socket</small>
| |
| </gallery>
| |
| | |
| Most recent boards use DIP8 chips (which always employ the SPI protocol) or SO8/SOIC8 chips (see below). DIP8 chips are always '''socketed''', and can thus be easily removed (and hot-swapped), for example using a small screwdriver. This allows for relatively simple recovery in case of an incorrectly flashed chip.
| |
| | |
| '''SO8/SOIC8: Small-Outline Integrated Circuit, 8 pins'''
| |
| | |
| <gallery>
| |
| File:Soic8_chip.jpg|<small>Soldered SOIC8</small>
| |
| File:Spi-socket-dscn2913-1024x768.jpg|<small>SOIC8 adapter</small>
| |
| </gallery>
| |
| | |
| Similarly to the DIP8 chips, these are always use the SPI protocol. However, SO8/SOIC8 chips are always '''soldered onto the board directly'''.
| |
| | |
| '''TSOP: Thin Small-Outline Package, 32, 40, or 48 pins'''
| |
| | |
| <gallery>
| |
| File:Soldered tsop40.jpg|<small>Soldered TSOP40</small>
| |
| File:Soldered tsop48.jpg|<small>Soldered TSOP48</small>
| |
| </gallery>
| |
| | |
| TSOPs are often used in embedded systems where size is important and there is no need for replacement in the field. It is possible to (de)solder TSOPs by hand, but it's not trivial and a reasonable amount of soldering skills are required.
| |
| | |
| == Communication bus protocol ==
| |
| | |
| There are four major communication bus protocols for flash chips, each with multiple subtle variants in the command set:
| |
|
| |
|
| * '''Parallel:''' The oldest flash bus, phased out on mainboards around 2002.
| | |style="vertical-align:top"| |
| * '''LPC:''' Low Pin Count, a standard introduced ca. 1998.
| |
| * '''FWH:''' Firmware Hub, a variant of the LPC standard introduced at the same time. FWH is a special case variant of LPC with one bit set differently in the memory read/write commands. That means some data sheets mention the chips speak LPC although they will not respond to regular LPC read/write cycles.
| |
| * '''SPI:''' Serial Peripheral Interface, introduced ca. 2006.
| |
|
| |
|
| Here's an attempt to create a marketing language -> chip type mapping:
| | {| |
| | | |style="vertical-align:top"| |
| * JEDEC Flash -> Parallel (well, mostly)
| | X |
| * FWH -> FWH
| | |style="vertical-align:top"| |
| * Firmware Hub -> FWH
| | '''<span style="font-variant:small-caps; font-size:150%">Support</span>'''<br /><small>Learn how to contact us and find help and support.</small><small><hr />[[FAQ]] | [[Contact]] | [[Donations]] </small> |
| * LPC Firmware -> FWH
| |
| * Firmware Memory -> FWH
| |
| * Low Pin Count (if Firmware/FWH is not mentioned) -> LPC
| |
| * LPC (if Firmware is not mentioned) -> LPC
| |
| * Serial Flash -> SPI
| |
| | |
| SST data sheets have the following conventions:
| |
| | |
| * LPC Memory Read -> LPC
| |
| * Firmware Memory Read -> FWH
| |
| | |
| If both are mentioned, the chip supports both.
| |
| | |
| If you're not sure about whether a device is LPC or FWH, look at the read/write cycle definitions.
| |
| | |
| {| border="0" style="font-size: smaller"
| |
| |- bgcolor="#6699ff"
| |
| |+ '''FWH'''
| |
| !Clock Cycle !! Field Name !! Field contents !! Comments
| |
| |- bgcolor="#eeeeee"
| |
| | 1 || START || 1101/1110 || 1101 for READ, 1110 for WRITE.
| |
| |- bgcolor="#eeeeee"
| |
| | 2 || IDSEL || 0000 to 1111 || IDSEL value to be shifted out to the chip.
| |
| |- bgcolor="#eeeeee"
| |
| | 3-9 || IMADDR || YYYY || The address to be read/written. 7 cycles total == 28 bits.
| |
| |- bgcolor="#eeeeee"
| |
| | 10+ || ... || ... || ...
| |
| |} | | |} |
|
| |
|
| {| border="0" style="font-size: smaller"
| |
| |- bgcolor="#6699ff"
| |
| |+ '''LPC'''
| |
| !Clock Cycle !! Field Name !! Field contents !! Comments
| |
| |- bgcolor="#eeeeee"
| |
| | 1 || START || 0000 || ...
| |
| |- bgcolor="#eeeeee"
| |
| | 2 || CYCLETYPE+DIRECTION || 010X/011X || 010X for READ, 011X for WRITE. X means "reserved".
| |
| |- bgcolor="#eeeeee"
| |
| | 3-10 || ADDRESS || YYYY || The address to be read/written. 8 cycles total == 32 bits.
| |
| |- bgcolor="#eeeeee"
| |
| | 11+ || ... || ... || ...
| |
| |} | | |} |
| | </td><td width="20%"> |
| | <!-- |
| | [[File:Flash-BGA.jpg|center|thumb|Flash chip in BGA package.]] |
| | <br clear=all /> |
| | --> |
| | '''<span style="font-variant:small-caps; font-size:120%">[[News]]</span>'''<hr /> |
| | <small> |
| | * '''2023-02-08:''' [[Flashrom/1.3|flashrom 1.3 released]] |
| | * '''2022-03-08:''' flashrom participates in [[GSoC]] |
| | * '''2020-02-16:''' [[Flashrom/1.2|flashrom 1.2 released]] |
| | * '''2019-06-22:''' [[Flashrom/1.1|flashrom 1.1 released]] |
| | * '''2019-03-30:''' [[Flashrom/1.0.1|flashrom 1.0.1 released]] |
| | * '''2018-01-02:''' [[Flashrom/1.0|flashrom 1.0 released]] |
| | * '''2016-03-13:''' [[Flashrom/0.9.9|flashrom 0.9.9 released]] |
| | * '''2015-03-01:''' [[Flashrom/0.9.8|flashrom 0.9.8 released]] |
| | * '''2013-08-14:''' [[Flashrom/0.9.7|flashrom 0.9.7 released]] |
| | * '''2013-04-08:''' flashrom participates in [[GSoC]] |
| | * '''2012-08-08:''' [[Flashrom/0.9.6|flashrom 0.9.6.1 released]] |
| | </small> |
|
| |
|
| Generally, a parallel flash chip will not speak any other protocols. SPI flash chips also don't speak any other protocols. LPC flash chips sometimes speak FWH as well and vice versa, but they will not speak any protocols besides LPC/FWH.
| | <!-- |
| | | '''<span style="font-variant:small-caps; font-size:120%">[[Current events|Upcoming Events]]</span>'''<hr /> |
| = External flashers/programmers =
| | --> |
| | | <!-- List of upcoming events (remove events after they have taken place). --> |
| '''Silicon Image (SiI) SATA/IDE controllers:''' | | <small> |
| | | <!-- * '''2009/mon/day:''' coreboot event at [[Link]] in somecity --> |
| Flashrom supports some SiI SATA controllers to reflash the flash attached to these controller cards, but it is also possible to use these cards to reflash other chips which fit in there electrically. Please note that the small number of address lines connected to the chip may make accessing large chips impossible.
| | <!-- * '''2009/12/27:''' coreboot presentation at [http://events.ccc.de/congress/2009/ 26C3] in Berlin --> |
| | | </small> |
| '''3Com network cards:''' | |
| | |
| Flashrom supports some [[Flashrom/NIC3Com|3Com network cards]] to reflash the flash attached to these cards, but it is also possible to use these cards to reflash other chips which fit in there electrically. Please note that the small number of address lines connected to the chip may make accessing large chips impossible.
| |
| | |
| '''FTDI FT2232H/FT4232H-based USB-to-serial controllers:''' | |
| | |
| Flashrom supports usage of external FTDI [[Flashrom/FT2232SPI Programmer|FT2232H/FT4232H-based USB-to-serial controllers]] as SPI flashers.
| |
| | |
| = Useful information =
| |
| | |
| == Random notes ==
| |
| Flash chip handling is still mostly a black art, so we've collected useful snippets from email and IRC conversations on our [[Flashrom/Random notes|Random notes]] page:
| |
| | |
| * What numbers do FWH/LPC chips tend to start with?
| |
| * Dirty little secrets why chips are not found although the chipset and the chip are supported
| |
| * Patch submission
| |
| * Command set secrets
| |
| * Writing or reusing a probe function
| |
| * flashchips.c rules
| |
| * Finding GPIOs for board enable routines
| |
| | |
| == Open development ==
| |
| | |
| We welcome contributions from every human being, corporate entity or club.
| |
| | |
| If you want to contribute patches or test reports, please send them to our flashrom [[Mailinglist|mailing list]]. For one-off test reports, you don't have to subscribe, but if you want to contribute patches, we strongly recommend you subscribe to our mailing list to make communication easier.
| |
| | |
| Flashrom development is volunteer-driven, and our developers tackle the features they're interested in. Most developers have pretty long personal TODO lists, so if you want to suggest a feature, please make sure you have all the datasheets and/or programming guides needed for that feature (preferably without NDA). For testing, our developers usually need physical access to the hardware in question. It also helps to be friendly to the developers.
| |
| | |
| == Paid support/development ==
| |
| | |
| Some companies and individual developers offer paid flashrom support and development if you desire a particular feature nobody is working on.
| |
| | |
| == Donations ==
| |
|
| |
|
| We've been asked repeatedly about a way to donate to the flashrom project. Donations are a great way to show your appreciation for the project (and it may have saved you loads of money for dedicated flash programmer devices). Since this usually involves a lot of paperwork, we're not accepting donations to the project (yet).
| |
|
| |
|
| Many of our developers do appreciate flashrom related hardware donations, though.
| | </td></tr></table> |
|
| |
|
| In the meantime, we ask you to spread the word about flashrom to your friends, to colleagues at work, to the local computer user group and to the readers of your blog.
| | __NOTOC__ |
| | __NOEDITSECTION__ |