Flashrom/0.9.1: Difference between revisions
Jump to navigation
Jump to search
Hailfinger (talk | contribs) m (→DRAFT: split release notes into user-visible and infrastructural stuff) |
Hailfinger (talk | contribs) (→DRAFT: Move pending features to 0.9.2) |
||
| Line 1: | Line 1: | ||
= DRAFT = | = DRAFT, accurate as of 0.9.1-rc1 = | ||
New major user-visible features include: | New major user-visible features include: | ||
| Line 19: | Line 19: | ||
* External flasher infrastructure | * External flasher infrastructure | ||
* Improved SPI abstraction | * Improved SPI abstraction | ||
* SPI multicommand infrastructure | |||
* Partial read support infrastructure | * Partial read support infrastructure | ||
* Accurate timing information for probing | * Accurate timing information for probing | ||
| Line 37: | Line 38: | ||
* Various workarounds for broken hardware | * Various workarounds for broken hardware | ||
* Code cleanups | * Code cleanups | ||
Revision as of 11:06, 11 August 2009
DRAFT, accurate as of 0.9.1-rc1
New major user-visible features include:
- 3Com NICs as external flasher
- Silicon Image SATA controllers as external flasher
- ITE IT87* SuperI/O SPI translation as external flasher
- FT2232H/FT4232H based SPI external flasher support
- Universal external flasher protocol
- AVR based external flasher support attached via serial line
- Dummy flasher driver to trace execution
- Automatic write/erase verification
- Dozens of added flash chips
- Support for new chipsets
- Support for new boards
- Fast bus type dependent probing
- No root privileges needed for most external flashers
Infrastructural improvements and fixes:
- External flasher infrastructure
- Improved SPI abstraction
- SPI multicommand infrastructure
- Partial read support infrastructure
- Accurate timing information for probing
- Tarball export target
- User interface cleanup
- Block protection printing for more chips
- Probing accuracy improvements for old SPI chips on ICH
- MMIO abstraction layer
- Chip access abstraction layer
- More intelligent error handling for ICH/VIA SPI
- Fix corner case SB600 SPI hangs on non-SPI boards
- Downgrade to byte program for certain chip families because they don't support page program
- Detection of no-ID responses from chips
- Elan SC520 runtime detection
- 100x speedup for writes to some SPI chips
- Improved error messages
- Correctness fixes
- Various workarounds for broken hardware
- Code cleanups