Random notes/MCP SPI support: Difference between revisions
Jump to navigation
Jump to search
Hailfinger (talk | contribs) |
No edit summary |
||
| (2 intermediate revisions by one other user not shown) | |||
| Line 1: | Line 1: | ||
== Status == | == Status == | ||
<div style="margin-top:0.5em; padding:0.5em 0.5em 0.5em 0.5em; background-color:#ff6666; align:right; border:1px solid #000000;"> | <div style="margin-top:0.5em; padding:0.5em 0.5em 0.5em 0.5em; background-color:#ff6666; align:right; border:1px solid #000000;"> | ||
Thanks to the efforts of Michael Karcher, we have a clean room reverse engineered doc for the flashing interface, and Carl-Daniel Hailfinger has | Thanks to the efforts of Michael Karcher, we have a clean room reverse engineered doc for the flashing interface, and Carl-Daniel Hailfinger has integrated a [http://patchwork.coreboot.org/patch/1692/ patch] that supports read and write on most boards. There is no further development at the moment, but we are happy about verbose logs of any board that does (not) work and is not already mentioned at [[Supported hardware]]. | ||
</div> | </div> | ||
<!-- | |||
=== Old status === | === Old status === | ||
We can't support SPI flash on Nvidia chipsets (except SPI behind LPC/SPI translation) because we don't have the necessary docs for the SPI interface. There are three ways to solve the problem: | We can't support SPI flash on Nvidia chipsets (except SPI behind LPC/SPI translation) because we don't have the necessary docs for the SPI interface. There are three ways to solve the problem: | ||
| Line 36: | Line 35: | ||
* MCP65, 10de:0441, SPI OK, MSI MS-7369, Melchior Franz | * MCP65, 10de:0441, SPI OK, MSI MS-7369, Melchior Franz | ||
* MCP78S, 10de:075c, SPI OK, Asus M3N78 PRO, Brad Rogers | * MCP78S, 10de:075c, SPI OK, Asus M3N78 PRO, Brad Rogers | ||
* MCP78S, 10de:075c, SPI OK, Asus M3N78-VM, Marcel Partap | |||
* MCP78S, 10de:075c, SPI OK, Asus M4N78 PRO, Kimmo Vuorinen | * MCP78S, 10de:075c, SPI OK, Asus M4N78 PRO, Kimmo Vuorinen | ||
* MCP78S, 10de:075c, SPI OK, Asus M4N78 PRO, Vikram Ambrose | * MCP78S, 10de:075c, SPI OK, Asus M4N78 PRO, Vikram Ambrose | ||
* MCP79, 10de:0aad, SPI OK, Acer Aspire R3600, Andrew Morgan | * MCP79, 10de:0aad, SPI OK, Acer Aspire R3600, Andrew Morgan | ||
* MCP79, 10de:0aae, LPC ?? (valid SPIBAR), Lenovo Ideapad S12 laptop, Christian Schmitt | * MCP79, 10de:0aae, LPC ?? (valid SPIBAR), Lenovo Ideapad S12 laptop, Christian Schmitt | ||
* MCP79, 10de:0aae, SPI OK, Apple iMac9,1 Mac-F2218EA9, David "dledson" | |||
=== Mainboard list === | === Mainboard list === | ||
Boards with SPI flash (confirmed): | |||
* MCP61, Brett Mahar | |||
Boards with SPI flash (unconfirmed, guessed from photo): | Boards with SPI flash (unconfirmed, guessed from photo): | ||
* Acer FMCP7A-ION (in Aspire Revo R3600; GeForce 9400M, MCP7A) [http://www.flickr.com/photos/steve_snaps/3767888634/] [http://www.coreboot.org/pipermail/flashrom/2010-March/002434.html flashrom output] | * Acer FMCP7A-ION (in Aspire Revo R3600; GeForce 9400M, MCP7A) [http://www.flickr.com/photos/steve_snaps/3767888634/] [http://www.coreboot.org/pipermail/flashrom/2010-March/002434.html flashrom output] | ||
| Line 78: | Line 82: | ||
SPI BAR is at 0x00000000 | SPI BAR is at 0x00000000 | ||
Observed on M2N-MX with LPC flash. | Observed on M2N-MX with LPC flash. | ||
--!> | |||
Latest revision as of 13:58, 28 May 2012
Status
Thanks to the efforts of Michael Karcher, we have a clean room reverse engineered doc for the flashing interface, and Carl-Daniel Hailfinger has integrated a patch that supports read and write on most boards. There is no further development at the moment, but we are happy about verbose logs of any board that does (not) work and is not already mentioned at Supported hardware.