Flashrom/0.9.8: Difference between revisions
No edit summary |
|||
Line 8: | Line 8: | ||
=TODO list for this release= | =TODO list for this release= | ||
* programmers | * programmers | ||
* chips | * chips | ||
* chipsets | * chipsets | ||
* boards | * boards | ||
* platform/arch/os | * platform/arch/os | ||
Line 19: | Line 15: | ||
** wiki explanation for Dep state on chipsets (ME) | ** wiki explanation for Dep state on chipsets (ME) | ||
* infrastructure | * infrastructure | ||
* misc | * misc | ||
** tested stuff | ** tested stuff | ||
With the addition of some Macronix mask ROMs and support for accessing EEPROMs attached to Intel 82580 NICs, this is the first flashrom release supporting memory devices that are not NOR flash. | |||
==New major user-visible features== | ==New major user-visible features== | ||
* Better support for AMD chipsets in general (speed selection, more conservative defaults etc.). | * Better support for AMD chipsets in general (speed selection, more conservative defaults etc.). | ||
* Support for AMD Yangtze's SPI controller (found in Kabini and Tamesh) | * Support for AMD Yangtze's SPI controller (found in Kabini and Tamesh) as well as Bolton FCHs (A78, A88X, A77E). | ||
* Support for Intel Silvermont (Bay Trail, Rangeley and Avoton). | |||
* Support for ITE IT8212F parallel programmer as <tt>it8212</tt> (found on PCI SATA RAID controllers). | * Support for ITE IT8212F parallel programmer as <tt>it8212</tt> (found on PCI SATA RAID controllers). | ||
* Support for VIA VT6421A LPC programmer as <tt>atavia</tt> (found on PCI SATA controllers). | * Support for VIA VT6421A LPC programmer as <tt>atavia</tt> (found on PCI SATA controllers). | ||
* Support for accessing EEPROMs on Intel network cards based on the 82580 NIC (<tt>nicintel_eeprom</tt>). | |||
* Support for switching betweens chips on boards with GIGABYTE's DualBIOS (using the <tt>dualbiosindex</tt> programmer parameter). | * Support for switching betweens chips on boards with GIGABYTE's DualBIOS (using the <tt>dualbiosindex</tt> programmer parameter). | ||
* Enable <tt>fwh_idsel</tt> parameter for C-ICH and ICH2/3/4/5 chipsets. | * Enable <tt>fwh_idsel</tt> parameter for C-ICH and ICH2/3/4/5 chipsets. | ||
Line 39: | Line 37: | ||
* ESMT F25L32PA | * ESMT F25L32PA | ||
* Fujitsu MBM29LV160BE/TE | * Fujitsu MBM29LV160BE/TE | ||
* Macronix MX23L3254 (the first supported mask | * Macronix MX23L1654, MX23L3254, MX23L6454, MX23L12854 (the first supported mask ROMs) | ||
* Macronix MX25U12835F | |||
* Sanyo LE25FW106, LE25FW406A and LE25FU406B | * Sanyo LE25FW106, LE25FW406A and LE25FU406B | ||
* Spansion S25FL132K and S25FL164K | * Spansion S25FL132K and S25FL164K | ||
Line 49: | Line 48: | ||
* Using an internal DMI decoder instead of relying on dmidecode. | * Using an internal DMI decoder instead of relying on dmidecode. | ||
* Addition of getrevision.sh to retrieve various data from SCM systems. | * Addition of getrevision.sh to retrieve various data from SCM systems. | ||
* Removal of yet another bunch of <tt>exit()</tt> calls and other code | * Removal of yet another bunch of <tt>exit()</tt> calls and other code that interferes with the creation of libflashrom. | ||
* First huge step to refactor Intel Chipset Enables. | * First huge step to refactor Intel Chipset Enables. | ||
Revision as of 02:29, 26 December 2014
IMPORTANT: This is work in progress. Its purpose is to organize code review and track improvements as they are pushed to our repository. Some of the stuff mentioned below may not get included or even be removed later again.
TODO list for this release
- programmers
- chips
- chipsets
- boards
- platform/arch/os
- ui
- wiki explanation for Dep state on chipsets (ME)
- infrastructure
- misc
- tested stuff
With the addition of some Macronix mask ROMs and support for accessing EEPROMs attached to Intel 82580 NICs, this is the first flashrom release supporting memory devices that are not NOR flash.
New major user-visible features
- Better support for AMD chipsets in general (speed selection, more conservative defaults etc.).
- Support for AMD Yangtze's SPI controller (found in Kabini and Tamesh) as well as Bolton FCHs (A78, A88X, A77E).
- Support for Intel Silvermont (Bay Trail, Rangeley and Avoton).
- Support for ITE IT8212F parallel programmer as it8212 (found on PCI SATA RAID controllers).
- Support for VIA VT6421A LPC programmer as atavia (found on PCI SATA controllers).
- Support for accessing EEPROMs on Intel network cards based on the 82580 NIC (nicintel_eeprom).
- Support for switching betweens chips on boards with GIGABYTE's DualBIOS (using the dualbiosindex programmer parameter).
- Enable fwh_idsel parameter for C-ICH and ICH2/3/4/5 chipsets.
- Extension of the rayer_spi module to supported various similar devices (Altera ByteBlasterMV, Atmel STK200/300, Wiggler LPT).
- Finer-grained display of support status (new states: configuration-dependent, not applicable).
New chips
- Atmel (now Adesto) AT45DB family + AT45CS1282, as well as AT25DL081 and AT25DL161.
- ESMT F25L32PA
- Fujitsu MBM29LV160BE/TE
- Macronix MX23L1654, MX23L3254, MX23L6454, MX23L12854 (the first supported mask ROMs)
- Macronix MX25U12835F
- Sanyo LE25FW106, LE25FW406A and LE25FU406B
- Spansion S25FL132K and S25FL164K
- SST25LF020A, SST25WF080, SST25VF512A, SST25VF020 and SST25VF020B
- ST M50LPW080
Infrastructural improvements and fixes
- Automatic unmapping and rounding of memory maps.
- Using an internal DMI decoder instead of relying on dmidecode.
- Addition of getrevision.sh to retrieve various data from SCM systems.
- Removal of yet another bunch of exit() calls and other code that interferes with the creation of libflashrom.
- First huge step to refactor Intel Chipset Enables.
Download
flashrom 0.9.8 can be downloaded in various ways:
Anonymous checkout from the subversion repository at svn://flashrom.org/flashrom/tags/flashrom-0.9.8
A tarball is available for download at
http://download.flashrom.org/releases/flashrom-0.9.8.tar.bz2 (GPG signature).
Supported hardware
Please see the archived status page for the hardware supported by this release.